

DESCRIPTION


Silicon N-channel enhancement mode vertical D-MOS transistor designed for large signal amplifier applications at the HF/VHF/UHF frequency range.

FEATURES

- Output Power: 40 W
- Power Gain: 12 dB Min@500M, 28V
- Efficiency: 50% Min

DIMENSIONS

DIM	mm	Tol.	Inches	Tol.	DIM	mm	Tol.	Inches	Tol.
A	16.51	0.25	0.650	0.010	G	2.16	0.13	0.085	0.005
B	6.35	0.13	0.250	0.005	H	14.22	0.08	0.560	0.003
C	45°	5°	45°	5°	I	1.52	0.13	0.060	0.005
D	3.30	0.13	0.130	0.005	J	6.35	0.13	0.250	0.005
E	18.92	0.08	0.745	0.003	K	0.13	0.03	0.005	0.001
F	1.52	0.13	0.060	0.005	M	5.08	0.51	0.200	0.020



MAXIMUM RATINGS

CHARACTERISTICS	SYMBOL	RATINGS	UNITS
Drain-Source Voltage	V_{DSS}	70	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current — Continuous	I_D	10	A
Total Device Dissipation	P_D	87	W
Junction Temperature	T_J	200	°C
Storage Temperature Range	T_{STG}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX	UNITS
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$I_D=100mA, V_{GS}=0$	70	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS}=0V, V_{DS}=28V$	-	-	2	mAdc
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	1	uAdc
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = 10 V, I_D = 10mA$	1.0	-	7.0	V
Forward Transconductance	g_{fs}	$V_{DS} = 10 V, I_D = 2 A$	1.6	-	-	mhos
Input Capacitance	C_{iss}	$V_{DS} = 28 V, V_{GS} = 0 V, f = 1.0 MHz$	-	125	-	pF
Output Capacitance	C_{oss}		-	65	-	pF
Reverse Transfer Capacitance	C_{rss}		-	7	-	pF
Common Source Power Gain	G_P	$V_{DD}=28V, P_{OUT}=40W, f=500MHz$	12.0	-	-	dB
Load Mismatch Tolerance	V_{SWR}		20:1	-	-	-
Drain Efficiency	η_D		50	-	-	%

Note : Above parameters , ratings , limits and conditions are subject to change.