


DESCRIPTION



Silicon N-channel enhancement mode vertical D-MOS transistor is designed use in 28 VdC large singal applications to 200 MHz

FEATURES

- Output Power: 45 W
- Power Gain: 12 dB Min@150M, 28V
- Efficiency: 50% Min



1. Collector
2. EMITTER
3. BASE
4. EMITTER
5. FIN



DIMENSIONS

NOTE: ALL ELECTRODES ARE ISOLATED FROM FLANGE.

UNIT	A	b	c	D	D ₁	F	H	L	p	Q	q	U ₁	U ₂	U ₃	w ₁	w ₂	α
mm	7.47 6.37	5.82 5.56	0.18 0.10	9.73 9.47	9.63 9.42	2.72 2.31	20.71 19.93	5.61 5.16	3.33 3.04	4.63 4.11	18.42	25.15 24.38	6.61 6.09	9.78 9.39	0.51	1.02	45°
inches	0.294 0.251	0.229 0.219	0.007 0.004	0.383 0.373	0.397 0.371	0.107 0.091	0.815 0.785	0.221 0.203	0.131 0.120	0.182 0.162	0.725	0.99 0.96	0.26 0.24	0.385 0.370	0.02	0.04	

MAXIMUM RATINGS

CHARACTERISTICS	SYMBOL	RATINGS	UNITS
Drain-Source Voltage	V _{DSS}	65	V
Drain-Gate Voltage	V _{DGR}	65	V
Gate-Source Voltage	V _{GS}	±40	V
Drain Current — Continuous	I _D	5	A
Total Device Dissipation	P _D	125	W
Junction Temperature	T _J	200	°C
Storage Temperature Range	T _{STG}	-65 to 150	°C

ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX	UNITS
Drain-Source Breakdown Voltage	V _{(BR)DSS}	I _D =10mA, V _{GS} =0	65	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} =0V, V _{DS} =28V	-	-	2	mA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =40V, V _{DS} =0V	-	-	1	uA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = 10 V, I _D = 50mA	1.0	3.0	5.0	V
Forward Transconductance	g _{fs}	V _{DS} = 10 V, I _D = 1A	1.2	1.8	-	mhos
Input Capacitance	C _{iss}	V _{DS} = 28V, V _{GS} = 0V, f = 1.0 MHz	-	140	-	pF
Output Capacitance	C _{oss}		-	105	-	pF
Reverse Transfer Capacitance	C _{rss}		-	10	-	pF
Common Source Power Gain	G _{PS}	V _{DD} =28V, P _{OUT} =45W, f=150MHz, I _{DQ} =30mA	12.0	15.0	-	dB
Collector Efficiency	η _c		50.0	60.0	-	%

Note : Above parameters , ratings , limits and conditions are subject to change.